 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CALIFORNIA MICRO DEVICES CALIFORNIA MICRO DEVICES SUPER 1284 Applications ECP/EPP Parallel Port termination PC Peripherals Notebook and Desktop computers Engineering Workstations and Servers P/ACTIVE IEEE 1284 ECP/EPP TERMINATION NETWORK Features Single chip IEEE 1284 parallel port termination 28 pin QSOP package, smallest physical solution 17 terminating lines in a single package In system ESD protection to 8KV, HBM In system ESD protection to 4KV per IEC1000-4-2 Protects downstream devices to 30V Product Description California Micro Devices Super 1284 Parallel Port Termination Network provides a complete integrated solution for the entire IEEE 1284 interface in a single QSOP package. Advanced, enhanced high-speed parallel ports, conforming to the IEEE 1284 standard, are used to provide communications with external devices such as tape back-up drives, ZIP drives, printers, parallel port SCSI adapters, external LAN adapters, scanners, video capture, and other PC peripherals. These advanced ports support bi-directional transfers to 2MB/sec. To effectively support these higher transfer data rates, the IEEE 1284 standard recommends a combined termination, pull-up filter network between the driver/receiver and the cable at both ends of the parallel port interface. In addition, government EMC compatibility requirements impose strict filtering on the parallel port. California Micro Devices Super 1284 Parallel Port Termination Network addresses all of these requirements by providing a seventeen line, IEEE 1284 compliant network in a thin film integrated circuit. The device provides a complete parallel port termination solution for space critical applications by integrating a total of 43 discrete components. In addition, all I/O pins are ESD protected for contact discharges up to 4KV per the Human Body Model. However, the output pins of the device which have the highest probability of exposure to ESD pulses are protected to 8KV, HBM, thereby providing the necessary robustness for the ports application environment. California Micro Devices P/Active technology provides high reliability and low cost through manufacturing efficiency. The resistors and capacitors are fabricated using proprietary state-of-the-art thin film technology. California Micro Devices solution is siliconbased and has the same reliability characteristics as todays integrated circuits. Absolute Tolerance (R) Absolute Tolerance (C) Operating Temperature Range VCC Power Rating/Resistor Maximum Leakage Current (at VCC Max) Signal Clamp Voltage: Positive Clamp Negative Clamp Storage Temperature Package Power Rating STANDARD SPECIFICATIONS 10% 20% 0oC to 70oC 6V max 100mW 1A@25oC >6V <-6V -65oC to +150oC 1.00W, max. R 1( W) 2.2K 4.7K STANDARD VALUES R 2( W) 33 33 C( p F) 220 180 R C Co d e 02 04 SCHEMATIC CONFIGURATION 28 27 26 25 24 23 GND 22 21 VCC 20 19 18 17 16 15 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R2 C C C C C C R2 C R2 C R2 C R2 C C R2 C C R2 C C R2 C R2 C 1 2 3 4 5 6 7 8 9 10 11 12 13 14 (c)1998 California Micro Devices Corp. All rights reserved. (c) 1998 California Micro Devices Corp. All rights reserved. PAC is a trademark of California Micro Devices. P/Active(R) is a registered trademark and 7/98 Rev. 1 7/98 Rev. 1 215 Topaz Street, Milpitas, California 95035 215 Topaz Street, Milpitas, California 95035 C0150897D Tel: (408) 263-3214 Tel: (408) 263-3214 Fax: (408) 263-7846 Fax: (408) 263-7846 www.calmicro.com www.calmicro.com 1 CALIFORNIA MICRO DEVICES SUPER 1284 ESD SPECIFICATIONS MIN MAX ESD Protection* 00Peak Discharge Voltage at any I/O, Human Body Model, Method 3015 (Note 1) 00In System Protection, HBM (Note 2) 00In System Protection, IEC 1000-4-2, Level 2 (Note 2,3) 00Channel Clamp Voltage @ 8KV ESD Pulses, HBM (Note 1,2) * Guaranteed by design Note 1: Note 2: Note 3: Human Body Model per MIL-STD-883, Method 3015 CDischarge = 100pF, RDischarge = 1.5 K, pin 20 @ 5V and pin 22 @ ground. Pin 22 grounded, pin 20 to VCC, all other pins are open. ESD contact discharge between ground and pins 1, 2, 8, 10, 12, 15, 16, 17, 18, 19, 21, 23 through 28, one at a time. Standard IEC 1000-4-2 with CDischarge = 150pF, RDischarge = 330, pin 20 @ 5V and pin 22 @ ground. -4KV -8KV -4KV -30V +4KV +8KV +4KV +30V STANDARD PART ORDERING INFORMATION Pa c k a g e R C Co d e 02 04 Pins 28 28 Style QSOP QSOP Tube s Orde ring Part N um be r Tape & R e e l PAC S1284-02Q/R PAC S1284-04Q/R Part Mark ing PAC S128402Q PAC S128404Q PAC S1284-02Q/T PAC S1284-04Q/T (c)1998 California Micro Devices Corp. All rights reserved. 2 215 Topaz Street, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com Rev. 1 7/98 CALIFORNIA MICRO DEVICES SUPER 1284 Application Information The IEEE 1284 specification requires both termination and EMI filtering on a total of 17 signal lines. Control and Status lines (8 in total) only require a pull-up resistor and a filter capacitor. The Data lines and Strobe also require a series termination resistor in addition to the pull resistors and filter capacitors. See Table 1 and Schematic Diagram. Signal N am e Data1 - Data8 Strobe Init AutoFeedXT SelectIn Ack Busy Paper Empty Select Fault Se rie s Te rm ination Yes Yes Not Required Not Required Not Required Not Required Not Required Not Required Not Required Not Required Table 1 IEEE 1284 defines three interface connectors: - 1284 A is a 25-pin DB series connector which is the defacto PC standard for the host connection. - 1284 B is a 36-pin, 0.085 inch centerline connector used on the peripheral device. - 1284 C is a new 36-pin, 0.050 inch centerline connector which can be used for both host and peripheral. Figure 1 shows a possible hook-up between the 1284-A connector on a PC motherboard and the Super 1284, illustrating how the pin configuration of the Super 1284 allows for easy interconnects between the two. The dotted I/O signals of the Super 1284 will typically be connected to a Super I/O chip on the motherboard. Figure 2 shows a possible hook-up between the 1284-B connector on a peripheral and the Super 1284. Figure 3 shows a possible hook-up between the 1284-C connector and the Super 1284. Sample Hook-ups of IEEE 1284 Connectors and Super 1284. (connector and Super 1284 not drawn to scale) 1284-A Connector Host 14 25 19 1 1284-B Connector Peripheral 36 19 13 1 18 1 2 20 1284-C Connector Host/Peripheral 36 18 SUPER 1284 1 SUPER 1284 SUPER 1284 = FLOW THROUGH SIGNALS 1 = GND = VCC 1 Figure 1 Figure 2 Figure 3 (c) 1998 California Micro Devices Corp. All rights reserved. 7/98 Rev. 1 215 Topaz Street, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com 3 CALIFORNIA MICRO DEVICES Table 2 defines the signals for the three connectors. IEEE 1284 Connector Pinouts. Pin N u m be r 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 1284-A 25-pin Dsub STROBE Data1 Data2 Data3 Data4 Data5 Data6 Data7 Data8 ACK BUSY PError Select AUTOFD FAULT INIT SelectIn Ground Ground Ground Ground Ground Ground Ground Ground 1284-B 36-pin Champ STROBE Data1 Data2 Data3 Data4 Data5 Data6 Data7 Data8 ACK BUSY PError Select AUTOFD Not Defined Logic Ground Chassis Ground Peripheral Logic High Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground INIT FAULT Not Defined Not Defined Not Defined SelectIn 1284-C 36-pin high density BUSY Select ACK FAULT PError Data1 Data2 Data3 Data4 Data5 Data6 Data7 Data8 INIT STROBE SelectIn AUTOFD Host Logic High Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Peripheral Logic High SUPER 1284 Table 2 When connecting a 1284-A host to a 1284-B peripheral the Peripheral Logic High signal is not used. Similarly, when a 1284-A host is connected to a 1284-C peripheral the Peripheral Logic High and Host Logic High are not used. These two signals are optionally used to detect a Power Off or Cable Disconnect state for host and peripheral respectively. (c)1998 California Micro Devices Corp. All rights reserved. 4 215 Topaz Street, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com Rev. 1 7/98 CALIFORNIA MICRO DEVICES SUPER 1284 Figure 4 shows typical Insertion Loss graphs for the Super 1284 for Data and Strobe signals. The curves are dependent on the physical location of the filter elements with respect to the ground and VCC terminals of the device. These graphs are measured in a 50 Ohm environment. The signal is introduced at the series resistor input and the output is measured at the corresponding filter capacitor. The graphs labeled A,B, and C are measured between 14 (input) and 16 (output), pin 3 (input) and 26 (output), and pin 6 (input) and 23 (output), respectively. The A graph depicts worst case filter performance, while C represents a best case situation. Graphs of all other filter elements will fall in between these two. Typical Filter Insertion Loss for Super 1284 (S12 in dB, TA = 25O C) S12 in dB 0 -10 A -20 B -30 C -40 -50 300 450 600 750 900 1050 1200 (FREQUENCY, MHz) Figure 4 Filter insertion loss is measured using Hewlett Packard HP 8753C Analyzer (c) 1998 California Micro Devices Corp. All rights reserved. 7/98 Rev. 1 215 Topaz Street, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com 5 |
Price & Availability of SUPER1284-04QR
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |